ASIC Design Verification Engineer, Staff - Principal
Posted 1MO AGO
General Information
Job Title ASIC Design Verification Engineer, Staff - Principal Job ID 18781 Country Taiwan City Hsinchu Date Posted 11-Sep-2026 Job Category Engineering Job Subcategory ASIC Digital Design Hire Type Employee Remote Eligible NoDescriptions & Requirements
Job Description and RequirementsAbout Synopsys:
At Synopsys, we drive the innovations that shape how we live and work—self-driving cars, artificial intelligence, cloud computing, 5G, and the Internet of Things. As a leader in advanced chip design and software security technologies, we empower the Era of Smart Everything. If you share our passion for innovation, we invite you to join our team.
About Silicon IP:
Our Silicon IP business enables customers to integrate advanced capabilities into SoCs quickly and efficiently. We offer the industry’s broadest portfolio of silicon IP, including logic, memory, interfaces, analog, security, and embedded processors. Our solutions help customers meet unique application requirements and accelerate differentiated product delivery with reduced risk.
Job Responsibilities:
- Develop verification strategies and plans for ASIC/SoC projects
- Define and implement testbench architecture and methodologies
- Build testbench infrastructure and verification components
- Create verification item lists, coverage models, and checkers
- Provide clear, metric-driven reports on verification progress
- Break down tasks, develop schedules, and manage deliverables
- Lead and coordinate design review meetings
- Serve as a technical expert and mentor within the team
Key Qualifications:
- Bachelor’s or Master’s degree in Electrical Engineering (BSEE/MSEE) with 15+ years of relevant experience
- Extensive hands-on experience creating test environments from functional specifications using UVM/VMM/OVM
- Proven expertise in constraint random verification, coverage closure, and failure analysis
- Proficiency in SystemVerilog, UVM, and object-oriented verification methodologies
- Experience with Verilog/SystemVerilog coding and simulation tools
- Solid understanding of SoC/ASIC design flows and backend processes
- Knowledge of one or more interface protocols: DDR, PCIe, AMBA (AMBA2, AXI, CHI), SD, eMMC, Ethernet, USB, MIPI
- Experience working in Unix environments
- Strong English communication skills, both written and verbal
- Ability to work independently, drive innovation, and solve complex problems
- Strong team player with excellent interpersonal skills
Preferred Qualifications:
- Experience with formal verification techniques
- Knowledge of C/C++, Perl, Python, and TCL scripting
- Understanding of firmware or embedded software development
- Experience with functional safety standards (ISO26262, FMEDA)
At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.
Similar roles
Junior Mechanical Engineer - Jig Design and ToolingAST SpaceMobile · Barcelona
Principal Engineer, Physical DesignMarvellSoftware Engineer - Sr. Consultant Level (10+ years, Big Data, Architecture, Design)Visa · Bengaluru
Sr. Manager Systems Design EngineerAMD · Taipei
Principal Functional ConsultantAvalara · Remote
Market Risk Manager, Trading Market Risk Stress Testing & Scenario Design (5111)Layer 6 AI · Toronto