Example Company
Software engineer
- Location
- San Francisco
- Type
- Full time
- Compensation
- $150k-$200k
- Posted
- 2 days ago
Join a team building useful software. Work closely with engineering and design to turn new ideas into products.
Loading job details
SOC Frontend Integration Engineer
- Type
- Full time
- Posted
- 12D AGO
About the role
Job Details:
Job Description:
We are looking for energetic & experienced SoC Frontend Integration Engineer at various level to be part of our growing team to drive the frontend integration of complex System-on-Chip (SoC) FPGA designs. In this role, you will own top-level SoC RTL integration and drive quality, scalability, and robustness across multiple IPs and subsystems.
You will work cross-functionally with architecture, IP design, verification, reliability, timing/power, physical design, and post-silicon teams, playing a critical role in taking SoCs from concept to tapeout.
Key Responsibilities
- Construct SoC frontend RTL integration, assembling internal and third-party IPs into top-level SoC designs
- Own SoC top-level RTL, hierarchy, connectivity, and scalability strategy
- Drive SoC-level frontend quality checks and closure
- Partner closely with verification teams to enable SoC-level simulation, emulation, and regression environments
- Collaborate closely with software team to enable integration of SoC into Quartus
- Provide high-quality frontend handoff to various SoC teams to enable other various checkouts like physical integration, timing/power convergence, pinout development, and reliability assessments.
- Debug and resolve complex integration issues across RTL, verification, and downstream flows
- Review IP deliverables and influence interfaces, clocking, reset, and power requirements
- Promote SoC integration best practices
- Continuously improve SoC integration flows, automation, and documentation
Qualifications:
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field
Experience with RTL design and integration using Verilog/SystemVerilog
Knowledge various RTL quality checks required such as Lint, CDC/RDC, logical verification compile, emulation are required
Solid understanding of SoC architectures and IP-based design methodologies
Experience running and debugging frontend quality checks (lint, CDC, RDC)
Comfortable working in a Linux environment and using scripting languages (Perl, Python, Tcl, or Shell)
Strong debugging, problem-solving, and cross-functional communication skills
Knowledge in AI/ML SoC to improve productivity in SoC Integration are advantageous
Job Type:
RegularShift:
Shift 1 (Malaysia)Primary Location:
Penang 15, Penang, MalaysiaAdditional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.Similar roles
Principal Information Security Customer Engagement EngineerLexisNexis · Sydney · Melbourne- Sr. Software Engineer - Cloud SecurityCompa · Philadelphia
Security Operations & Detection Engineer (SecOps) – AI CloudBitdeer · Los Angeles · San Jose
Senior IAM & Information Security EngineerCaris Life Sciences
Security Operations EngineerTrueCommerce
OT Security Response EngineerModerna · Cambridge