Software engineer
- Location
- San Francisco
- Type
- Full time
- Compensation
- $150k-$200k
- Posted
- 2 days ago
Join a team building useful software. Work closely with engineering and design to turn new ideas into products.
Find roles through people you trust, and message a verified founder or page admin about your interest.
Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.
A motivated and innovative ASIC digital verification engineer with relevant experiences. Working as part of a highly experienced mixed-signal design team, the candidate will be involved in verifying current and next generation Backplane Ethernet, PCIe, SATA, and USB SERDES products. The position offers an excellent opportunity to work with an expert team of digital and mixed signal engineers responsible for delivering high-end mixed-signal designs from creating test plans to performing functional and performance tests on the test-chips/products.
* Creating and updating test plans and test cases
* Writing modular constrained-random/coverage driven Verilog, SystemVerilog
* and UVM/VMM testbenches
* Writing SystemVerilog assertions
* Monitoring simulation regressions and debugging RTL and Gate level simulation failures
* Writing functional coverage and performing functional/code/assertion coverage analysis
* Tracking/Reporting issues in Jira and documenting in Confluence
* BS/MS in Electronics / Electrical Engineering or related fields with 8+ years of industry experience with digital verification methodology such as VMM/UVM
* Solid experience in writing testcases in Verilog and System Verilog
* Solid experience in debugging complex testbench and design related issues
* Knowledge of high-speed digital & mixed-signal design
* Solid understanding of digital circuit design
* Basic understanding of C/C++ and RISC processors
* Familiarity with scripting languages (Python or Perl)
* Self learner/independent, good organization and communication skills
Skills desired:
* System Verilog Assertions / formal verification
* Good organization and communication skills
You will work as part of a highly experienced mixed-signal design and verification team responsible for delivering SerDes IP for Backplane Ethernet, PCIe, SATA, and USB. The team includes both digital and analog engineers, and you will collaborate closely with both to verify designs from test plan creation through functional and performance validation on test chips and production silicon. This is a team that takes verification seriously and ships products that work.
We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.#LI-NK4
Synopsys Canada ULC values the diversity of our workforce. We are committed to provide access & opportunity to individuals with disabilities and will provide reasonable accommodation to individuals throughout the recruitment and employment process. Should you require an accommodation, please contact hr-help-canada@synopsys.com.